SoCrates - A Scalable Multiprocessor System On Chip

نویسندگان

  • Mikael Collin
  • Mladen Nikitovic
  • Raimo Haukilahti
  • John L. Hennessy
  • David A. Patterson
چکیده

This document is the result of a Master Thesis in Computer Engineering, describing the analysis, specification and implementation of the first prototype of Socrates, a configurable, scalable and predictable platform for System-on-chip Multiprocessor system for real-time applications. The design time of Systemon-a-Chip (SoC) is today rapidly increasing due to high complexity and lack of efficient tools for development and verification. By combining all the functions into one chip the system becomes smaller, faster, and less power consuming but increasing the complexity. To decrease the time-to-market SoCs are entirely or partially build with IP-components. Thanks to SoC, a whole new domain of products, like small hand held devices, has emerged. The concept has been around a few years now, but there are still challenges that needs to be resolved. There is a lack of standards for enabling fast mix and match of cores from different vendors. Further needs are new design methods, tools, and verification techniques. SoC solutions needs special kind of CPUs that consumes less power, is cheaper, smaller, but still has high-performance requirements. To fulfill all these demands, they are getting more and more complex as the number of transistors are rapidly growing which has led to the emerging of multiprocessors systems-on-a-chip. Our initial question is to investigate if it is possible to build these complex multiprocessors systems on a single FPGA and if these solutions can lead to shorter time-to-market. The consumer demands for cheaper and smaller products makes FPGA solutions interesting. Our approach is to have multiple processing nodes containing processing unit, memory and a network interface all together connected on a shared bus. A central in-house developed hardware real-time unit handles scheduling and synchronization. We have designed and implemented a MSoC that fits on a single FPGA in only 40 days, which has to our supervisors knowledge not been accomplished before. Our experience is that a tightly coupled group can produce fast results since information, new ideas and bug reports propagates immediately.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

SoCrates - A Multiprocessor SoC in 40 days

The design time of System-on-a-Chip (SoC) is today rapidly increasing due to high complexity and lack of efficient tools for development and verification. This article describes the design and implementation of a Multiprocessor SoC (MSoC) conducted by three master students. We propose a generic platform generator as a way to reduce time-to-market and verification time. With the project, we have...

متن کامل

MediaDSP: An Application Specific Heterogeneous Multiprocessor SoC

The emerging era of embedded computing demands both high computing power and flexibility to accommodate various applications. This paper presents a new heterogeneous multiprocessor SoC platform targeted at several application domains. The platform is scalable and can be tailored according to various scenarios.

متن کامل

Comparing Interconnection Models in an On-Chip Reconfigurable Multiprocessor

The increasing complexity of present SoCs demands new, scalable, reusable, parallel interconnection models for their cores. This paper presents a comparison study made in an on chip reconfigurable multiprocessor, the X4CP32, on its interconnection. Three models were proposed, a bus system, a SoC using FIFO buffering, and a SoC using SAFC buffering. All the models were described in SystemC and s...

متن کامل

Scalable Directory Organization for Tiled CMP Architectures

Although directory-based cache coherence protocols are the best choice when designing chip multiprocessor architectures (CMPs) with tens of processor cores on chip, the memory overhead introduced by the directory structure may not scale gracefully with the number of cores. In this work, we show that a directory organization based on duplicating tags, which are distributed among the tiles of a t...

متن کامل

Cost-aware Topology Customization of Mesh-based Networks-on-Chip

Nowadays, the growing demand for supporting multiple applications causes to use multiple IPs onto the chip. In fact, finding truly scalable communication architecture will be a critical concern. To this end, the Networks-on-Chip (NoC) paradigm has emerged as a promising solution to on-chip communication challenges within the silicon-based electronics. Many of today’s NoC architectures are based...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2015